Table Of Content

Pearson International Edition - tre ayS* Pic mic munagnol Z1DI>-~ ROLIN D. MCKINLAY——~ DANNY CAUSEY Pearson International Editi Not for Sale in the U.S.A. or Canada a | | | | Educa olan ractooso? 3 PIC MICROCONTROLLER AND EMBEDDED SYSTEMS Using Assembly and C for PIC18 Mubammad Ali Mazidi Rolin D. McKinlay Danny Causey Pearson Education International {yn ued shih hin ee Sie Cj sb a at cbs eo ior-i-Chet: Vernon Anthomy Eaceative Rito: eff Rig Redtoria Assistant: Lara Dimmick Production tditor: Rex Davidicn Production Mansger: Matt Ottenvller Desiga Coordinator: Bane Eosbirgse Cover Desigace: Unomue Muck Cover Art Getty Images Director of Murketing: David Gesell Marketing Manager: Ben Ceansed ‘Marketing Assistunt: Les Roberts “This book was se in Tiney Koasan by M, Mezidi, Boia MeKiolay und Denny Causey Tt prine- ‘2d sn bound by Concer Keadstvie, ke, The cover ws printed by Coral Graph Seivices, Copyright © 2008 by Pearson Education, Ine, Upper Saddle River, New Jersey Q74S8. Pearson Prentice Hall AU eights reserved, Printed in the United Sexes of Amica, This publiction is pro- tated by Copyright and permission should he obxained from the publisher porto any Deabibited repreducton, storage ina reieval system, or rangmission in any Fora ov by gy meas, electronic, nieckanial, phncapying, sserding, oF likewie, For information legatding petmissen(s), wz 1: ight and Permisions Nepertment, Poarsan Prentice Hall™ isa sdomark of Pearson Hdueation, 12, oarson(® ica registered tademark of Pearson ple Peuntice Bulli isu registered trademutk of Pearson Education, tne. Pensa Ede Surgprs MEL eanoa Edsnin Kt am LM Peas lune =r (ramon Edvnon bai eid Peat Edun, Upper Sub River, New Fey PrARSO! wya7esa32t Prentice I5eN 0-13-s00902-0 Hall ‘Trademark Information and Acknowladgments Cera ustine wntained tava age capriteed with ho permission of Misroekip “Techaclogy Lacorporsted, No tthe reprints a= wprodactions may’ be made a ail ‘aterial withnat Micwoohip Technology Ines pri writin curse Aceurants, ePIC, KFELOQE, nienIDV®, MPLAB, PIC, PICs, PIC STARTE, PICK 22, PrsserSniarh, PRO MATRA, PICA and ScoanSlrune the Morochip names and lego, sl dhs KEET.OQ loge ate tadrmarks or rogitered trade. raaihs Micnoship Toshnolegy, I. inh Litas States and ethor cence Al the figures, tabla, ané instusons teat to the AC Gly of escrucontel.e ‘od in this wstbook belong te Micructip Lsenlogy. Lac. hey ace reproduced 0, the pemision 0: Muroch Technolo. I. Intrusion menses and lock eycles sel i Appendix Aare vopyrighted by IMorosain Felmology. In. Iaey ure reprdused wih the permission of Mochi Fechnongy nt ‘ay PICT8 eat shoes Lise? iu Appoudis Fate copyrighted hy Microchip Technatogy Thy ate seprudel will the pmission of Miewehip Techealogy, ne Regard man as a mine rich in gems of inestimable value. Education can, alone, cause it to reveal its treasures, and enable mankind to benefit therefrom. Baha'u'llah BRIEF CONTENTS CHAPTERS 0: Inet t9 Comaputing 1 1: The PIG Micrnenntralies: Hisiny ard Feats a 2) PK Architestire a Asser Language Progremming 3 3: ranch, Cali, and Thane Delay Lao, > 3% FIC LO Por Progamming Le 5: Arthmet, Loge istration, xd Peo Iss ©: Bunk Switching. tuble Provessing, Meeres. al Modules 198, PIC Proyraramig ia © 29 8) PICISE Marware Commecsom end ROM Losers 29 9. ICIS Timer Programing in Assembly und © 33 10, PICS Serial Pua Provramsaine in Asserbly oa © 3a Uz Teeerapt Programming ia Asserably wad C 3 12 LCD and Kevsoard tmertocine a3 Te ADE. HAC, and Sensar Ineracing a9 |; Tsing Flash and FFPROM Memorice for Data Soorage 0 IS CeMand FCCP Peagrannning, 00 Lg SPT Protocol ang 5105 RTC fonetacing os 1% Moor Comal: Relay, PWM DG, and Stepper Mars as APPENDICES A: ICTS scuctivas: Foam sia Desevipios DB: Dsics of Wire Wanppiuy, C: IC Tectapulogy al Syters Design aces Di Tlowehants ang Psendeceds Te DICIE Primer thr ¥88 and 801 Programmers FB ARCT Core Gis Assezahiers Development Resouces, and Supers H: ata Shea CONTENTS CHAPTER 6: INTRODUCTION TO COMPUTING STICTION 0.1: NUMBERING AND CODING SYSTEMS STCTION 0.2: DIGITAL PRIMBR SFCTION 6.3: INSIDE THE COMPUTER CHAPTER 1: ‘THF PIC MICROCONTROLLERS: HISTORY AND. FEATURES SECTION Ll: MICROCON ROLLERS AND EMBEDDFD. PROCESSORS SRCTION 1.2: OVERVIEW OF THE PICIE FAMILY CHAPTER 2: PIC ARCHITECTURE & ASSEMBLY LANGUAGE, FROGRAMMING SECTION 2.1; THT WREG REGISTER 1 THE PIC SECTION 22: THI PIC PILE REGISTER SECTION 2.3: USING INSTRUCTIONS WITH THE DEFAULT ACCESS BANK SICTION 2.4: MHC SATUS REGISTER, SICTION 2.5: PIC DALA FORMAT AND DIRECTIVES SRETION 24: INTRODUCHION 10 FIC ASSTMBLY PROGRAMMING SECTION 2.1; ASSEMALING AND LINKING 8 PIC. PROCRAM SECTION 2.4: THE PROGRAM COUNTER AND PROGRAM ROM SPACE IN THE PIC: SICTION 2.9: RISC ARCHIL ECTURE IN THE PIC ST-CTION 2.10: VIEWING REGISTER AND MEMORY WITH BPLAB SIMTTATOR CHAPYER 3: BRANCTI, CALL, AND TIME DELAY T.OOP SECTION 3.1; HRANCTI INSTRUCTIONS AND T OOPING SECTION 32: CALL INSTRUCTIONS AND STACK SECTION 33: LICIS ‘LIME DELAY AND INSTRUCTION PIPELINE CHAPTER 4: PIC VO PORT PROGRAMMING SECTION 4.1: EO PORT PROGRAMMING IN PICS SECTION 42: EO BIT MANIPULATION PROGRAMING. Fa] 2 40 CHAPTER & ARITHMENIC, |OGIC INSTRUCTIONS, AND. PROGRAMS 158 SECTION 5.1: ARITHMETIC INSTRUCTIONS 138 SUCTION 52: SIGXED NUMBER COKCEPTS AND ARITIMETIC OPERATIONS 166 SPCTION §.3: LOGIC AND COMPARE INSTRUCTIONS nm SECTION $4; ROTATR INSTRUCTION AND DATA SFRIALIZATION mw SECTION 5.5: BCD AND ASCTI CONVERSION 184 CHAPTER 6: BANK SWITCHING, TABLE PROCESSING, ‘MACROS, AND MODULES m2 SECTION 6.1: IMMEDIATE AND DIRECT ADDRESSING ‘MonES 14 SECTION 6.2: REGISTER INDIRECT ADDRESSING MODE 194 SECTION 6.3: LOOKL.P TALL AND TABLE PROCESSING — 205 SECTION 6.4: BIT-ADDRTSSABILITY OF DATA RAM 214 SECTION 6.5: BANK SWITCHING IN TH ICIS aie SECTION 6.6: CHECK SUM AND ASCH SUBROUTINES 207 ‘TION 6.2: MACROS AND MODULES 24 CHAPTER 7: PIC PROGRAMMING INC SECTION 7.1: DATA TYPIS AND TIME DELAYS INC. SECTION 72:10 PROGRAMMING INC SECTION 7 3 | OGIC OPFRATIONS INC SECTION 7 DATA SERIALIZATION INC SECTION 76 PRUGRAM ROW ALLOCAFION IN C1, SRCTION 7.7: DATA RAM ALLOCAUION IS C18 (CHAPTER 8: PICISF HARDWARE CONNECTION AND KOM LOADERS 299 SECTION &.1: PICIRF188:482 PIN CONNE-CTION 300 SECTION #2: PICIN CONE GL RATION REGISTERS 304 SECTION 3: BXPLATNING | Hlv INTEL AILX FILE FOR PICT 316 TION 8.4: PICTS TRAINER DESIGN AND LOADING 32 CHAPTER 9: PICIS TIMER PROGRAMMING IN ASSEMBLY ANDC 335 SECTION 9.1: PROGRAMMING FIMERS AND 1 336 SECTION 9.2: COUR TER PROGRAMMING as SCTION 9.3: PROGRAMMING TLMERS 0 AND THC 362 SECTION 94: PROGRAMMING TIMERS 2 AND 3 393 (CHAPTER Mh BICI8 SERIAT. PORT PROGRAMMING IN ASSEMBLY AND 37 SECTION 1011: BASICS OF SERIAL COMMUNICATION 3a SECTION 10.2: PICIE CONNECTION TO RS232 5 SECTION 10.3: PICIS SERIAL PORT PROGRAMMING. TX ASSTMBLY wT SECMON M4: PICHS SFRTAT. PORT PROGRAMMING bad 4l4 CHAPTER Li: INTERRUPT PROGRAMMING IN ASSEMBLY ANDC SECTION 11.1: PICLS INTERRUPTS SECTION 11.2: PROGRAMMING TIMER INTERRUPTS 2g SECTION (1.3: PROGRAMMING EXTERNAL LARDWARE INTERRUPTS 439 SECTION 11,4: PROGRAMMING THE SERIAL CCOMBITINTCATION INTERRUPTS, 44s SECTION 11.5: PORTB-CHANGE INTERRUPT 4g SECTION 11.6: INTERRUPT PRIORITY IN THE PICIS 454 (CHAPTER 12: LCD AND KEYBOARD INTERFACING an SECTION 12.1: LCD INTERFACING a4 SECTION 122: KEYBOARD INTERFACING 487 CHAPTER 13: ADC, DAC, AND SENSOR INTERFACING 9 SECTION 13.1: ADC CHARACTERISTICS, 300 SECTION 13.2: ADC PROGRAMMING IN TAR PICIR 305 SECTION 12.3: DAC INTERFACING ath SECTION 124: SENSOR INTEREACING AND SIGNAL CONDITIONING sa CHAPTER 14: USING FLASH AND TEPROM MEMORITS, FOR DATA STORAGE 9 SECTION 14,1: SEMICONDUCTOR MEMORY: 530 SECTION 14.2: ERASING AND WRITING TO FI.ASH IN THE PICISE ay SECTION 14.3: READING AND WRITING TO DATA EEPROM TN THT. PICIS 335 ‘CHAPTER 15: CCP AND ECCP PROGRAMMING 569 SECTION 15,1; STANDARD AND PNITANCED CCP. MODUTES S70 SECTION 15.2: COMPARE MODE PROGRAMMING sn SECTION 18.3: CAPTURE MODE PROGRAMMING. a0 SECTION 184: PWM PROGRAMMING 388 STETION 18.8: OCP PROGRAMMING 592