ebook img

3-Channel Low Power SDTV Video Amp w/I2C Control 6dB Gain SAG Correct 2:1 MUX PDF

51 Pages·2015·5.76 MB·English
by  
Save to my drive
Quick download
Download
Most books are stored in the elastic cloud where traffic is expensive. For this reason, we have a limit on daily download.

Preview 3-Channel Low Power SDTV Video Amp w/I2C Control 6dB Gain SAG Correct 2:1 MUX

THS7313 www.ti.com SLOS483–NOVEMBER2005 3-Channel Low Power SDTV Video Amplifier with I2C Control, 6-dB Gain, SAG Correction, 2:1 Input MUX, and Selectable Input Bias Modes FEATURES APPLICATIONS • 3SDTVVideo AmplifiersforCVBS,S-Video, • SetTopBoxOutput VideoBuffering Y'P' P' 480i/576i,or G'B'R'VideoSystems • PVR/DVDROutputBuffering B R • I2C™ControlofAllFunctionsonEach • USB/PortableLowPower VideoBuffering Channel • IntegratedLow-PassFilters DESCRIPTION – 5thOrder,8-MHzButterworth Fabricated using the new complimentary • 0.5-dBAttenuationat5.5MHz silicon-germanium (SiGe) BiCom-III process, the THS7313 is a low-power, single-supply 2.7-V to 5-V, • 48-dBAttenuation at27MHz 3-channel integrated video buffer. It incorporates a 5th • SelectableInputBiasModes order Butterworth filter which is useful as a – AC-CoupledwithSync-Tip Clamp digital-to-analog converter (DAC) reconstruction filter or an analog-to-digital converter (ADC) anti-aliasing – AC-CoupledwithBias filter. The 8-MHz filter is a perfect choice for SDTV – DC-Coupledwith135-mV InputShift video which includes composite (CVBS), S-Video, – DC-Coupled Y’U’V’,G'B'R', andY’P’BP’R480i/576i. • 2:1InputMUX AllowsMultipleInputSources Each channel of the THS7313 is individually I2C • Built-in6-dBGain(2V/V) configurable for all functions which makes it flexible for any application. Its rail-to-rail output stage allows • SAGCorrectionCapable for both ac and dc coupling applications. The 6-dB • 2.7-Vto5-VSingleSupplyOperation gain along with the built-in SAG correction allows for • IndividualDisable(<1m A)andMuteControl maximumflexibilityasanoutputvideo buffer. • Rail-to-RailOutput: The 16.6 mA total quiescent current at 3.3 V (55 mW) – Output Swingswithin100mV fromtheRails makes it an excellent choice for USB powered or portable video applications. While fully disabled, the WhichAllowsACor DC OutputCoupling THS7313consumeslessthan 1m A. – AbletoDrive upto2VideoLines–75W • Low16.6-mA(3.3V)TotalQuiescentCurrent The THS7313 is available in a small lead-free and RoHScompliantTSSOP-20package. • LowDifferentialGain/Phaseof0.07%/0.12(cid:176) 3.3 V Video InA DAC/ Encoder In B 2:1 X1 + Out 47mF LPF Video R 8 MHz - 75W Out AC 675W DC + Sync SAG 135 mV DC TIP External AC- Clamp MUTE 1 kW 878W 150W 33mF 75W Input BIAS 75W SDA SCL I2C-A1 I2C-A0 3.3 V Figure1.3.3V Single-SupplyDC-Input/AC-VideoOutputSystemw/SAG Correction (1of3ChannelsShown) Pleasebeawarethatanimportantnoticeconcerningavailability,standardwarranty,anduseincriticalapplicationsofTexas Instrumentssemiconductorproductsanddisclaimerstheretoappearsattheendofthisdatasheet. I2CisatrademarkofPhilipsElectronics. PRODUCTIONDATAinformationiscurrentasofpublicationdate. Copyright©2005,TexasInstrumentsIncorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarilyincludetestingofallparameters. THS7313 www.ti.com SLOS483–NOVEMBER2005 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedurescancausedamage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could causethedevicenottomeetitspublishedspecifications. DESCRIPTION (CONTINUED) Aspartof the THS7313 flexibility, the 2:1 MUX input can be selected for ac or dc coupled inputs. The ac coupled modes include a sync-tip clamp option for CVBS or Y' signals, or a fixed bias for the C/P' /P' channels. The dc B R input options include a dc input or a dc + 135-mV input offset shift to allow for a full sync dynamic range at the outputwith0-Vinput. PACKAGING/ORDERINGINFORMATION TRANSPORTMEDIA, PACKAGEDDEVICES(1) PACKAGETYPE QUANTITY THS7313PW Rails,70 TSSOP-20 THS7313PWR Tapeandreel,2000 (1) Forthemostcurrentpackageandorderinginformation,seethePackageOptionAddendumattheendofthisdocument,orseetheTI Websiteatwww.ti.com ABSOLUTE MAXIMUM RATINGS overoperatingfree-airtemperaturerange(unlessotherwisenoted)(1) UNIT V Supplyvoltage,V toGND 5.5V SS S+ V Inputvoltage –0.4VtoV I S+ I Outputcurrent – 125mA O Continuouspowerdissipation SeeDissipationRatingTable T Maximumjunctiontemperature,anycondition(2) 150(cid:176) C J T Maximumjunctiontemperature,continuousoperation,longtermreliability(3) 125(cid:176) C J T Storagetemperaturerange –65(cid:176) Cto150(cid:176) C stg Leadtemperature1,6mm(1/16inch)fromcasefor10seconds 300(cid:176) C HBM 2000V ESDratings CDM 750V MM 100V (1) Stressesabovethoselistedunderabsolutemaximumratingsmaycausepermanentdamagetothedevice.Thesearestressratings onlyandfunctionaloperationofthedeviceattheseoranyotherconditionsbeyondthoseindicatedunderrecommendedoperating conditionsisnotimpliedExposuretoabsolutemaximumratedconditionsforextendedperiodsmaydegradedevicereliability. (2) Theabsolutemaximumjunctiontemperatureunderanyconditionislimitedbytheconstraintsofthesiliconprocess. (3) Theabsolutemaximumjunctiontemperatureforcontinuousoperationislimitedbythepackageconstraints.Operationabovethis temperaturemayresultinreducedreliabilityand/orlifetimeofthedevice. DISSIPATION RATINGS POWERRATING(1) PACKAGE ((cid:176) Cq J/CW) ((cid:176) Cq J/AW) (TJ=125(cid:176) C) T =25(cid:176) C T =85(cid:176) C A A TSSOP–20(PW) 32.3 83(2) 1.2W 0.48W (1) Powerratingisdeterminedwithajunctiontemperatureof125(cid:176) C.Thisisthepointwheredistortionstartstosubstantiallyincreaseand long-termreliabilitystartstobereduced.ThermalmanagementofthefinalPCBstrivestokeepthejunctiontemperatureatorbelow 125(cid:176) Cforbestperformanceandreliability. (2) ThisdatawastakenwiththeJEDECHigh-KtestPCB.FortheJEDEClow-KtestPCB,theq is125.8(cid:176) C. JA 2 THS7313 www.ti.com SLOS483–NOVEMBER2005 RECOMMENDED OPERATING CONDITIONS MIN NOM MAX UNIT V Supplyvoltage,V 2.7 5 V SS S+ T Ambienttemperature –40 85 (cid:176) C A ELECTRICAL CHARACTERISTICS, V = 3.3 V S+ R =150W toGND,InputBias=dc,SAGpinshortedtotheoutputpin(unlessotherwisenoted) L TYP OVERTEMPERATURE PARAMETER TESTCONDITIONS 25(cid:176)C 25(cid:176)C 0(cid:176)Cto70(cid:176)C –4805(cid:176)(cid:176)CCto UNITS MIN/MAX ACPERFORMANCE Small-signalbandwidth (–3dB) VO–0.2VPP(1) 8 6.7/9.3 6.55/9.45 6.5/9.5 MHz Min/Max Large-signalbandwidth (–3dB) VO–2VPP(1) 8 MHz Groupdelay f=100kHz 63 ns Groupdelayvariationwith f=5.1MHz 13 ns respectto100kHz Groupdelaymatching Channel-to-Channel 0.5 ns Attenuationwithrespectto f=5.75MHz 0.5 -0.2/2 -0.4/2.2 -0.5/2.3 dB Min/Max 100kHz f=27MHz 48 36 35 34 dB Min Mutefeed-thru f=1MHz -80 dB Differentialgain NTSC/PAL 0.07%/0.15 % Differentialphase NTSC/PAL 0.12(cid:176)/0.1(cid:176) Totalharmonicdistortion f=1MHz,VO=2VPP –62 dB Signaltonoiseratio Unifiedweighting100kHzto6MHz 82 dB Channel-to-Channel f=1MHz –63 dB crosstalk MUXIsolation f=5.1MHz 73 dB ACgain–Allchannels f=100kHz 6 5.7/6.3 5.65/6.35 5.65/6.35 dB Min/Max Outputimpedance f=10MHz 0.75 W DCPERFORMANCE Outputoffsetvoltage Bias=dc 35 90 95 95 mV Max Averageoffsetvoltagedrift Bias=dc 20 m V/(cid:176)C Bias=dc+135mV,VI=0V 290 235/345 215/360 200/375 mV Min/Max Biasoutputvoltage Bias=ac 1.65 1.5/1.8 1.45/1.85 1.45/1.85 V Min/Max Synctipclampoutput Bias=acSTC 290 210/370 200/380 195/385 mV Min/Max voltage Inputbiascurrent Bias=dc-impliesIboutofthepin –0.6 –4 –5 –5 m A Max Averagebiascurrentdrift Bias=dc 10 nA/(cid:176)C Bias=acSTC,Lowbias 1.8 0.6/3.3 0.5/3.5 0.4/3.6 m A Min/Max Synctipclampbiascurrent Bias=acSTC,Midbias 5.8 4.3/8.2 4.1/8.4 4/8.5 m A Min/Max Bias=acSTC,Highbias 7.8 6.2/10.8 6/11 5.9/11.1 m A Min/Max INPUTCHARACTERISTICS Inputvoltagerange Bias=dc-limitedbyoutput 0/1.57 0/1.52 0/1.47 0/1.47 V Min/Max Bias=acbiasmode 19 kW Inputresistance Bias=dc,dc+135mV,acSTC 3 MW Inputcapacitance 2 pF OUTPUTCHARACTERISTICS RL=150W toMidrail 3.15 2.9 2.8 2.8 V Min RL=150W toGND 3.05 2.85 2.75 2.75 V Min Highoutputvoltageswing RL=75W toMidrail 3.05 2.8 2.7 2.7 V Min RL=75W toGND 2.9 2.65 2.55 2.55 V Min (1) TheMin/Maxvalueslistedarespecifiedbydesignonly. 3 THS7313 www.ti.com SLOS483–NOVEMBER2005 ELECTRICAL CHARACTERISTICS, V = 3.3 V (continued) S+ R =150W toGND,InputBias=dc,SAGpinshortedtotheoutputpin(unlessotherwisenoted) L TYP OVERTEMPERATURE PARAMETER TESTCONDITIONS 25(cid:176)C 25(cid:176)C 0(cid:176)Cto70(cid:176)C –4805(cid:176)(cid:176)CCto UNITS MIN/MAX RL=150W toMidrail 0.14 0.24 0.27 0.28 V Max RL=150W toGND 0.09 0.17 0.2 0.21 V Max Lowoutputvoltageswing RL=75W toMidrail 0.24 0.33 0.36 0.37 V Max RL=75W toGND 0.09 0.17 0.2 0.21 V Max RL=10W toMidrail,sourcing 70 45 42 40 mA Min Outputcurrent RL=10W toMidrail,sinking 70 45 42 40 mA Min POWERSUPPLY Maximumoperatingvoltage 3.3 5.5 5.5 5.5 V Max Minimumoperatingvoltage 3.3 2.6 2.6 2.6 V Min Maximumquiescentcurrent PerchannelVI=200mV 6 7.2 7.4 7.5 mA Max Minimumquiescentcurrent PerchannelVI=200mV 6 4.8 4.6 4.5 mA Min Totalquiescentcurrent AllchannelsON,VI=200mV(2) 16.6 mA Powersupplyrejection (+PSRR) VS+=3.5Vto3.1V 59 37 35 35 dB Min DISABLECHARACTERISTICS Quiescentcurrent All3channelsdisabled(3) 0.1 m A Turn-ontimedelay(tON) Timereaches50%offinalvalueafterI2C 5 m s Turn-ontimedelay(tOFF) controliscompleted 2 m s (2) Duetosharingofinternalbiascircuitry,thequiescentcurrent,withallchannelsoperating,islessthanthesingleindividualchannel quiescentcurrentchannelsaddedtogether. (3) NotethattheI2Ccircuitryisstillactivewhileindisablemode.ThecurrentshownhasnoactivitywiththeTHS7313I2Ccircuitry. 4 THS7313 www.ti.com SLOS483–NOVEMBER2005 ELECTRICAL CHARACTERISTICS, V = 5 V S+ R =150W toGND,InputBias=dc,SAGpinshortedtotheoutputpin(unlessotherwisenoted) L TYP OVERTEMPERATURE PARAMETER TESTCONDITIONS 25(cid:176)C 25(cid:176)C 0(cid:176)Cto70(cid:176)C –4805(cid:176)(cid:176)CCto UNITS MIN/MAX ACPERFORMANCE Small-signalbandwidth (–3dB) VO–0.2VPP(1) 8 6.7/9.3 6.55/9.45 6.5/9.5 MHz Min/Max Large-signalbandwidth (–3dB) VO–2VPP(1) 8 MHz Groupdelay f=100kHz 67 ns Groupdelayvariationwith f=5.1MHz 13.5 ns respectto100kHz Channel-to-Channelgroup f=5.1MHz 0.5 ns delayvariation Attenuationwithrespectto f=5.75MHz 0.5 -0.2/2 -0.4/2.2 -0.5/2.3 dB Min/Max 100kHz f=27MHz 48 36 35 34 dB Min Mutefeed-thru f=1MHz -80 dB Differentialgain NTSC/PAL 0.08%/0.16 % Differentialphase NTSC/PAL 0.18(cid:176)/0.18(cid:176) Totalharmonicdistortion f=1MHz,VO=2VPP –67 dB Signaltonoiseratio Unifiedweighting100kHzto6MHz 82 dB Channel-to-Channel f=1MHz –64 dB Crosstalk MUXIsolation f=5.1MHz 73 dB ACgain–Allchannels f=100kHz 6 5.7/6.3 5.65/6.35 5.65/6.35 dB Min/Max Outputimpedance f=10MHz 0.7 W DCPERFORMANCE Outputoffsetvoltage Bias=dc 30 90 95 95 mV Max Averageoffsetvoltagedrift Bias=dc 20 m V/(cid:176)C Bias=dc+135mV,VI=0V 290 235/345 215/360 200/375 mV Min/Max Biasoutputvoltage Bias=ac 2.5 2.3/2.7 2.25/2.75 2.25/2.75 V Min/Max Synctipclampoutput Bias=acSTC 300 230/375 215/385 210/390 mV Min/Max voltage Inputbiascurrent Bias=dc-impliesIboutofthepin –0.6 –4 –5 –5 m A Max Averagebiascurrentdrift Bias=dc 10 nA/(cid:176)C Bias=acSTC,lowbias 1.9 0.6/3.3 0.5/3.5 0.4/3.6 m A Min/Max Synctipclampbiascurrent Bias=acSTC,midbias 6 4.3/8.2 4.1/8.4 4/8.5 m A Min/Max Bias=acSTC,highbias 8.2 6.2/10.8 6/11 5.9/11.1 m A Min/Max INPUTCHARACTERISTICS Inputvoltagerange Bias=dc-limitedbyoutput 0/2.4 0/2.35 0/2.3 0/2.3 V Min/Max Bias=acbiasmode 19 kW Inputresistance Bias=dc,dc+135mV,acSTC 3 MW Inputcapacitance 2 pF OUTPUTCHARACTERISTICS RL=150W tomidrail 4.8 4.4 4.3 4.3 V Min RL=150W toGND 4.65 4.2 4.1 4.1 V Min Highoutputvoltageswing RL=75W tomidrail 4.7 4.3 4.2 4.2 V Min RL=75W toGND 4.4 4.1 4 4 V Min RL=150W tomidrail 0.2 0.34 0.37 0.37 V Max RL=150W toGND 0.1 0.23 0.26 0.27 V Max Lowoutputvoltageswing RL=75W toMidrail 0.35 0.46 0.5 0.5 V Max RL=75W toGND 0.1 0.23 0.26 0.27 V Max (1) TheMin/Maxvalueslistedarespecifiedbydesignonly. 5 THS7313 www.ti.com SLOS483–NOVEMBER2005 ELECTRICAL CHARACTERISTICS, V = 5 V (continued) S+ R =150W toGND,InputBias=dc,SAGpinshortedtotheoutputpin(unlessotherwisenoted) L TYP OVERTEMPERATURE PARAMETER TESTCONDITIONS 25(cid:176)C 25(cid:176)C 0(cid:176)Cto70(cid:176)C –4805(cid:176)(cid:176)CCto UNITS MIN/MAX RL=10W toMidrail,sourcing 85 60 57 55 mA Min Outputcurrent RL=10W toMidrail,sinking 85 60 57 55 mA Min POWERSUPPLY Maximumoperatingvoltage 5 5.5 5.5 5.5 V Max Minimumoperatingvoltage 5 2.6 2.6 2.6 V Min Maximumquiescentcurrent PerchannelVI=200mV 6.6 7.9 8.1 8.2 mA Max Minimumquiescentcurrent PerchannelVI=200mV 6.6 5.3 5.1 5 mA Min Totalquiescentcurrent AllchannelsON,VI=200mV(2) 18.9 mA Powersupplyrejection (+PSRR) VS+=3.5Vto3.1V 59 38 36 36 dB Min DISABLECHARACTERISTICS Quiescentcurrent All3channelsdisabled(3) 0.1 m A Max Turn-ontimedelay(tON) Timereaches50%offinalvalueafterI2C 5 m s Turn-ontimedelay(tOFF) controliscompleted 2 m s (2) Duetosharingofinternalbiascircuitry,thequiescentcurrent,withallchannelsoperating,islessthanthesingleindividualchannel quiescentcurrentchannelsaddedtogether. (3) NotethattheI2Ccircuitryisstillactivewhileindisablemode.ThecurrentshownhasnoactivitywiththeTHS7313I2Ccircuitry. 6 THS7313 www.ti.com SLOS483–NOVEMBER2005 TIMING REQUIREMENTS(1) V =2.7Vto5V S+ STANDARDMODE FASTMODE PARAMETER UNIT MIN MAX MIN MAX f Clockfrequency,SCL 0 100 0 400 kHz SCL t Pulseduration,SCLhigh 4 0.6 m s w(H) t Pulseduration,SCLlow 4.7 1.3 m s w(L) t Risetime,SCLandSDA 1000 300 ns r t Falltime,SCLandSDA 300 300 ns f t Setuptime,SDAtoSCL 250 100 ns su(1) t Holdtime,SCLtoSDA 0 0 ns h(1) t Busfreetimebetweenstopandstartconditions 4.7 1.3 m s (buf) t Setuptime,SCLtostartcondition 4.7 0.6 m s su(2) t Holdtime,startconditiontoSCL 4 0.6 m s h(2) t Setuptime,SCLtostopcondition 4 0.6 m s su(3) C Capacitiveloadforeachbusline 400 400 pF b (1) TheTHS7313I2Caddress=01011(A1)(A0)(R/W).Seetheapplicationinformationsectionformoreinformation. tw(H) tw(L) tr tf SCL tsu(1) th(1) SDA Figure2. SCLandSDATiming SCL tsu(2) th(2) tsu(3) t(buf) SDA Start Condition Stop Condition Figure3.Start andStopConditions 7 THS7313 www.ti.com SLOS483–NOVEMBER2005 FUNCTIONAL DIAGRAM Channel1 InputA 2:1 X1 + LPF Channel1 Channel2 8 MHz - Output InputA AC 675W DC + Sync Channel1 Channel3 135 mV DC TIP InputA AC- Clamp MUTE 1 kW 878W 150W SAG BIAS 2:1 X1 + LPF Channel2 8 MHz - Output AC 675W DC + Sync Channel2 135 mV DC TIP Channel1 Clamp MUTE 1 kW 878W 150W SAG InputB AC- BIAS Channel2 InputB 2:1 X1 + Channel3 LPF Channel3 InputB 8 MHz - Output AC 675W DC + Sync 135 mV DC TIP Channel3 Clamp MUTE 1 kW 878W 150W SAG AC- BIAS I2C- I2C- SDA SCL A1 A0 Vs+ NOTE: TheI2CAddressoftheTHS7313is01011(A1)(A0)(R/W) 8 THS7313 www.ti.com SLOS483–NOVEMBER2005 PIN CONFIGURATION THS7313PW TSSOP(20-Pin) (TopView) A. NCindicatesthereisnointernalconnectiontothesepins.Itisrecommended,butnotrequired,toconnectthesepins toGND. TERMINALFUNCTIONS TERMINAL DESCRIPTION NAME NO. N/C 1,20 NoInternalConnection.Itisrecommended,butnotrequired,toconnectthesepinstoGND CH.1–INPUTA 2 VideoInputChannel1.InputA CH.2–INPUTA 3 VideoInputChannel2.InputA CH.3–INPUTA 4 VideoInputChannel3.InputA CH.1–INPUTB 5 VideoInputChannel1.InputB CH.2–INPUTB 6 VideoInputChannel2.InputB CH.3–INPUTB 7 VideoInputChannel3.InputB I2C-A1 8 I2CSlaveAddressControlBitA.1ConnecttoVs+foralogic1presetvalueorGNDforalogic0presetvalue. I2C-A0 9 I2CSlaveAddressControlBitA0.ConnecttoVs+foralogic1presetvalueorGNDforalogic0presetvalue. GND 10 Groundreferencepinforallinternalcircuitry Vs+ 11 PositivePowerSupplyInputPin.Connectto2.7Vto5V SerialdatalineoftheI2Cbus.Thepull-upresistorshouldhaveaminimumvalue=2-kW andamaximum SDA 12 value=19-kW .PulluptoVs+ I2CbusClockLine.Thepull-upresistorshouldhaveaminimumvalue=2-kW andamaximumvalue=19kW . SCL 13 PulluptoVs+ CH.3-SAG 14 Videooutputchannel3SAGCorrectionPin.IfSAGisnotused,connectdirectlytoCH.3–OUTPUTpin. CH.3–OUTPUT 15 Videooutputchannel3fromeitherCH.3–INPUTAorCH.3–INPUTB CH.2-SAG 16 Videooutputchannel2SAGcorrectionpin.IfSAGisnotused,connectdirectlytoCH.2–OUTPUTpin. CH.2–OUTPUT 17 Videooutputchannel2fromeitherCH.2–INPUTAorCH.2–INPUTB CH.1-SAG 18 Videooutputchannel1SAGcorrectionpin.IfSAGisnotused,connectdirectlytoCH.1–OUTPUTpin. CH.1–OUTPUT 19 Videooutputchannel1fromeitherCH.1–INPUTAorCH.1–INPUTB 9 THS7313 www.ti.com SLOS483–NOVEMBER2005 TYPICAL CHARACTERISTICS SMALLANDLARGESIGNALFREQUENCYRESPONSE SMALLANDLARGESIGNALFREQUENCYRESPONSE 6.5 10 5 6 0 !5 5.5 B B !10 !d 5 !d !15 Gain Gain !20 Signal 4.45 VRSL== 31.530 VW|| 13 pF Signal !!!323550 VRSL== 31.530 VW|| 13 pF 3.5 Solid Line = 200 mVPP, !40 Solid Line = 200 mVPP, Dashed Line = 2.6 VPP !45 Dashed Line = 2.6 VPP 3 !50 0.1 1 10 0.1 1 10 100 1000 f!Frequency!MHz f!Frequency!MHz Figure4. Figure5. GROUPDELAYvsFREQUENCY PHASERESPONSEvsFREQUENCY 90 45 7850 VVRSOL=== 312.50300 V WmV|| P1P3 pF -450 VVRSOL=== 312.50300 V WmV|| P1P3 pF 70 ns -90 !ay 65 !o -135 up Del 60 Phase-180 o 55 Gr -225 50 45 -270 40 -315 35 -360 0.1 1 10 100 0.1 1 10 100 f!Frequency!MHz f!Frequency!MHz Figure6. Figure7. 3.3VDIFFERENTIALGAIN 3.3VDIFFERENTIALPHASE 0.2 0.12 0.18 VRSL== 31.530 VW|| 13 pF PAL 0.1 VRSL== 31.530 VW|| 13 pF 0.16 NTSC !% 0.14 !oe 0.08 Gain 0.12 Phas PAL al 0.1 al 0.06 nti nti e e er 0.08 er Diff Diff 0.04 0.06 NTSC 0.04 0.02 0.02 0 0 1st 2nd 3rd 4th 5th 6th 1st 2nd 3rd 4th 5th 6th Figure8. Figure9. 10

Description:
THS7313. SLOS483 – NOVEMBER 2005. 3-Channel Low Power SDTV Video Amplifier with I. 2. C Control, 6-dB Gain, SAG. Correction, 2:1 Input MUX
See more

The list of books you might like

Most books are stored in the elastic cloud where traffic is expensive. For this reason, we have a limit on daily download.