24-Bit 96-kHz Stereo Audio CODEC w/Microphone Amp, Bias, Multiplexer & PGA

48 Pages·2017·0.92 MB·English

(cid:2)(cid:17)(cid:14)(cid:14)(cid:20)(cid:2)(cid:14)(cid:13)(cid:18)(cid:12)(cid:0)(cid:4)(cid:14)(cid:13)(cid:8)(cid:17)(cid:7)(cid:16)(cid:15)
(cid:10)(cid:14)(cid:13)(cid:11)(cid:0)(cid:5)(cid:9)(cid:19)(cid:6)(cid:15)(cid:0) (cid:3)(cid:12)(cid:15)(cid:16)(cid:14)(cid:17)(cid:11)(cid:9)(cid:12)(cid:16)(cid:15)
PCM3052A
SLES160–NOVEMBER2005
24-BIT, 96-kHz STEREO AUDIO CODEC WITH
MICROPHONE AMPLIFIER, BIAS, MUXTIPLEXER, AND PGA
FEATURES • MultipleFunctionsWithI2CInterface:
• MicrophoneAmplifierand Bias – DigitalDe-Emphasis:32-, 44.1-,48-kHz
– MonauralMicrophone Amplifier:34-dBGain – Zipper-Noise-FreeDigital Attenuationand
atDifferentialInput SoftMutefor DAC
– MicrophoneBias:1mA at3.75V – HPFBypassControl for ADC
• MultiplexerandPGA – S/PDIFOutputControl
– MultiplexofStereoSingle-EndedLine – Power Down:ADC/DACIndependently
InputsandMonauralMicrophone Amplifier • ExternalPower-DownPin:
– 0.1Vrmsto1.5VrmsFull-ScaleInputRange
– ADC/DACSimultaneously
– 22-kW InputResistanceat0.1-VrmsInput • AudioDataFormat: 24-BitI2SOnly
– 20dBto–4dB/range,1dB/stepPGA • SamplingRate:
• ReferenceOutput:– 10mAat2.5V
– 16–96kHz forBothADCandDAC
• 24-BitDelta-SigmaADCandDAC • SystemClock:256f Only
• Stereo ADC: • Dual PowerSuppliesS:
– Full-ScaleInput:3Vp-p
– 5VforAnalog and3.3VforDigital
– AntialiasingFilter Included • Package: VQFN-32
– 1/64DecimationFilter:
• Pass-BandRipple:– 0.05dB DESCRIPTION
• Stop-BandAttenuation:–65dB The PCM3052A is a low-cost, single-chip, 24-bit
– On-Chip High-PassFilter:0.91Hzat stereo audio codec (ADC and DAC) with
f =48kHz single-ended analog voltage input and output. It also
S
has an analog front end consisting of a 34-dB
– High Performance:
microphone amplifier, microphone bias generator, 2
• THD+N:–94dB(Typical) stereo multiplexers, and a wide-range PGA. Analog-
• SNR:101dB(Typical) to-digital converters (ADCs) employ delta-sigma
• DynamicRange:101dB(Typical) modulation with 64-times oversampling. On the other
hand, digital-to-analog converters (DACs) employ
• Stereo DAC:
modulation with 64- and 128-times oversampling.
– Single-EndedVoltageOutput:4Vp-p ADCs include a digital decimation filter with a
high-pass filter, and DACs include an 8-times
– AnalogLow-PassFilterIncluded
oversampling digital interpolation filter. The
– · 8OversamplingDigitalFilter:
PCM3052A has many functions which are controlled
• Pass-BandRipple:– 0.03dB using the I2C interface: DAC digital de-emphasis,
• Stop-BandAttenuation:–50dB digital attenuation, soft mute etc. The PCM3052A
also has an S/PDIF output pin for the DAC digital
– High Performance:
input. The power-down mode, which works on ADCs
• THD+N:–97dB(Typical) and DACs simultaneously, is provided by an external
• SNR:105dB(Typical) pin. The PCM3052A is suitable for a wide variety of
cost-sensitive PC audio (recorder and player)
• DynamicRange:104dB(Typical)
applications where good performance is required.
• S/PDIFOutputfor DACDigitalInput ThePCM3052Ais fabricated using a highly advanced
CMOS process and is available in a small 32-pin
A
VQFNpackage.
Pleasebeawarethatanimportantnoticeconcerningavailability,standardwarranty,anduseincriticalapplicationsofTexas
Instrumentssemiconductorproductsanddisclaimerstheretoappearsattheendofthisdatasheet.
SystemTwo,AudioPrecisionaretrademarksofAudioPrecision,Inc.
Alltrademarksarethepropertyoftheirrespectiveowners.
PRODUCTIONDATAinformationiscurrentasofpublicationdate. Copyright©2005,TexasInstrumentsIncorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarilyincludetestingofallparameters.
PCM3052A
www.ti.com
SLES160–NOVEMBER2005
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated
circuits be handled with appropriate precautions. Failure to observe proper handling and installation
procedurescancausedamage.
ESD damage can range from subtle performance degradation to complete device failure. Precision
integrated circuits may be more susceptible to damage because very small parametric changes could
causethedevicenottomeetitspublishedspecifications.
ABSOLUTE MAXIMUM RATINGS
overoperatingfree-airtemperaturerange(unlessotherwisenoted)(1)
PCM3052A
V 1,V 2,V 3 –0.3Vto6.5V
CC CC CC
Supplyvoltage
V –0.3Vto4V
DD
Supplyvoltagedifferences V 1,V 2,V 3 – 0.1V
CC CC CC
Groundvoltagedifferences AGND1,AGND2,AGND3,DGND – 0.1V
PDWN,DIN,SCKI,SDA,SCL,ADR,I2CEN –0.3Vto6.5V
Digitalinputvoltage
DOUT,LRCK,BCK,DOUTS –0.3Vto(V +0.3V)<4V
DD
V L,V R,V 1,V 2,REFO,ATEST,L/M,V R,V L,V , –0.3Vto(V +0.3V)<6.5V
Analoginputvoltage IN IN REF REF OUT OUT COM CC
MINP,MINM,MBIAS
Inputcurrent(anypinsexceptsupplies) – 10mA
Ambienttemperatureunderbias –40(cid:176) Cto125(cid:176) C
Storagetemperature –55(cid:176) Cto150(cid:176) C
Junctiontemperature 150(cid:176) C
Leadtemperature(soldering) 260(cid:176) C,5s
Packagetemperature(reflow,peak) 260(cid:176) C
(1) Stressesbeyondthoselistedunderabsolutemaximumratingsmaycausepermanentdamagetothedevice.Thesearestressratings
onlyandfunctionaloperationofthedeviceattheseoranyotherconditionsbeyondthoseindicatedunderrecommendedoperating
conditionsisnotimplied.Exposuretoabsolute-maximum-ratedconditionsforextendedperiodsmayaffectdevicereliability.
RECOMMENDED OPERATING CONDITIONS
overoperatingfree-airtemperaturerange(unlessotherwisenoted)
MIN NOM MAX UNIT
V Digitalsupplyvoltage 3 3.3 3.6 V
DD
V Analogsupplyvoltage 4.5 5 5.5 V
CC
Digitalinputlogicfamily TTL
compatible
Systemclock 4 25 MHz
Digitalinputclockfrequency
Samplingclock 16 96 kHz
Lineinput,fullscale,PGA=0dB 3 Vp-p
Analoginputvoltage
Microphoneinput,fullscale,PGA=0dB 30 mVp-p
Digitaloutputloadcapacitance 20 pF
Lineoutputloadresistance 5 kW
Lineoutputloadcapacitance 50 pF
Microphonebiasoutputloadresistance 3.75 kW
Referenceoutputloadresistance 250 W
T Operatingfree-airtemperature –40 85 (cid:176) C
A
2
PCM3052A
www.ti.com
SLES160–NOVEMBER2005
ELECTRICAL CHARACTERISTICS
AllspecificationsatT =25(cid:176) C,V 1=V 2=V 3=5V,V =3.3V,f =48kHz,SCKI=256f ,24-bitdata,unless
A CC CC CC DD S S
otherwisenoted
PARAMETER TESTCONDITIONS MIN TYP MAX UNIT
DIGITALINPUT/OUTPUT–DATAFORMAT
Audiodatainterfaceformat I2S
Audiodatabitlength 24 Bits
Audiodataformat MSB-first,2scomplement
Samplingfrequency,ADC 16 48 96 kHz
f
S
Samplingfrequency,DAC 16 48 96 kHz
Systemclockfrequency 256f 4 25 MHz
S
INPUTLOGIC
V (1) 2 V
IH DD
Inputlogiclevel VDC
V (1) 0.8
IL
V (2)(3) 2 5.5
IH
Inputlogiclevel VDC
V (2)(3) 0.8
IL
I (2) V =V – 10
IH Inputlogiccurrent IN DD m A
I (2) V =0V – 10
IL IN
I (1)(3) V =V 65 100
IH Inputlogiccurrent IN DD m A
I (1)(3) V =0V – 10
IL IN
OUTPUTLOGIC
V (4) I =–4mA 2.8
OH OUT
VDC
V (4)(5) I =4mA 0.5
OL OUT
Outputlogiclevel
V (6) I =–0.3mA 4.5
OH OUT
VDC
V (6) I =0.3mA 0.5
OL OUT
MICROPHONEAMPLIFIER
Inputlevel Single-ended 1 15 mVrms
Gain Single-ended 40 dB
Inputresistance Single-ended 5 6 kW
Frequencyresponse –3dB 20 kHz
SNR 1-kHz,100-mVrmsoutput 59 dB
THD+N 1-kHz,1-Vrmsoutput –77 dB
MICROPHONEBIASGENERATOR
0.75V 1 0.75V 1
Outputvoltage I =–1mA CC 0.75V 1 CC V
OUT – 0.15 CC + 0.15
Outputsourcecurrent 1 mA
Outputimpedance 48 W
Outputnoisevoltage 100Hz–20kHz,with10-m F 1.8 m Vrms
decoupling
REFERENCEOUTPUT
Outputvoltage I =– 10mA 0.5VCC1 0.5V 1 0.5VCC1 V
OUT –0.15 CC +0.15
Outputsource/sinkcurrent 10 mA
Outputimpedance 6 W
Outputnoisevoltage 100Hz–20kHz,with10-m F 1.8 m Vrms
decoupling
(1) Pins10,11:LRCK,BCK(Schmitt-triggerinputwith50-kW typicalinternalpulldownresistor)
(2) Pins12,17,18,19,21:DIN,SCKI,SDA,SCL,I2CEN(Schmitt-triggerinput,5-Vtolerant)
(3) Pins9,20:PDWN,ADR(Schmitt-triggerinputwith50-kW typicalinternalpulldownresistor,5-Vtolerant).
(4) Pins13,14:DOUT,DOUTS
(5) Pin18:SDA(Open-drainLOWoutput)
(6) Pin3:L/M
3
PCM3052A
www.ti.com
SLES160–NOVEMBER2005
ELECTRICAL CHARACTERISTICS (continued)
AllspecificationsatT =25(cid:176) C,V 1=V 2=V 3=5V,V =3.3V,f =48kHz,SCKI=256f ,24-bitdata,unless
A CC CC CC DD S S
otherwisenoted
PARAMETER TESTCONDITIONS MIN TYP MAX UNIT
AFEMULTIPLEXER
Inputchannel 2 CH
Inputrangeforfullscale V L,V R 0.1 1 1.5 Vrms
IN IN
InputImpedance V L,V R 22 143 kW
IN IN
Antialiasingfilterfrequencyresponse –3dB,PGAgain=0dB 300 kHz
Inputcentervoltage(VREF1) 0.5V 1 V
CC
AFEPGA
Gainrange –4 0 20 dB
Gainstep 1 dB
Monotonicity Ensured
ADCCHARACTERISTICS
Resolution 24 Bits
Full-scaleinputvoltage V L,V RatPGAgain=0dB 0.6V 1 Vp-p
IN IN CC
DCAccuracy
Gainmismatch,channe-to-channel Fullscaleinput,V L,V R – 1 – 2 %ofFSR
IN IN
Gainerror Fullscaleinput,V L,V R – 2 – 4 %ofFSR
IN IN
Bipolar-zeroerror HPFbypass,V L,V R – 2 %ofFSR
IN IN
DynamicPerformance (7)
f =48kHz,V =–0.5dB –94 –88
S IN
f =96kHz,V =–0.5dB –89
S IN
THD+N Totalharmonicdistortion+noise dB
f =48kHz,V =–60dB –38
S IN
f =96kHz,V =–60dB –38
S IN
f =48kHz,A-weighted 95 101
S
Dynamicrange dB
f =96kHz,A-weighted 101
S
f =48kHz,A-weighted 95 101
S
S/N Signal-to-noiseratio dB
f =96kHz,A-weighted 101
S
Channelseparation fS=48kHz 92 98
dB
(betweenL-chandR-chofline-in) f =96kHz 99
S
Channelseparation fS=48kHz 92 98
dB
(betweenmicrophoneandline-in) f =96kHz 99
S
DigitalFilterPerformance
Passband – 0.05dB 0.454f Hz
S
Stopband 0.583f Hz
S
Pass-bandripple – 0.05 dB
Stop-bandattenuation 0.583f –65 dB
S
Delaytime 17.4/f s
S
HPFfrequencyresponse –3dB 0.019f MHz
S
DACCHARACTERISTICS
Resolution 24 Bits
DCAccuracy
Gainmismatch,channel-to-channel – 1 – 2 %ofFSR
Gainerror – 2 – 6 %ofFSR
Bipolarzeroerror – 1 %ofFSR
(7) f =1kHz,usingSystemTwo™audiomeasurementsystembyAudioPrecision™intheRMSmodewith20-kHzLPFand400-HzHPF
IN
inthecalculation,atPGAgain=0dB,forV LandV R.
IN IN
4
PCM3052A
www.ti.com
SLES160–NOVEMBER2005
ELECTRICAL CHARACTERISTICS (continued)
AllspecificationsatT =25(cid:176) C,V 1=V 2=V 3=5V,V =3.3V,f =48kHz,SCKI=256f ,24-bitdata,unless
A CC CC CC DD S S
otherwisenoted
PARAMETER TESTCONDITIONS MIN TYP MAX UNIT
DynamicPerformance (8)
f =48kHz,V =0dB –97 –90
S OUT
f =96kHz,V =0dB –99
S OUT
THD+N Totalharmonicdistortion+noise dB
f =48kHz,V =–60dB –42
S OUT
f =96kHz,V =–60dB –43
S OUT
f =48kHz,EIAJ,A-weighted 98 104
S
Dynamicrange dB
f =96kHz,EIAJ,A-weighted 106
S
f =48kHz,EIAJ,A-weighted 99 105
S
S/N Signal-to-noiseratio dB
f =96kHz,EIAJ,A-weighted 106
S
f =48kHz 97 103
S
Channelseparation dB
f =96kHz 104
S
AnalogOutput
Outputvoltage 0.8V 2 Vp-p
CC
Centervoltage 0.5V 2 V
CC
Loadimpedance ACcoupling 5 kW
f=20kHz –0.03
LPFfrequencyresponse dB
f=40kHz –0.20
DigitalFilterPerformance
Passband – 0.03dB 0.454f Hz
S
Stopband 0.546f Hz
S
Pass-bandripple – 0.03 dB
Stop-bandattenuation 0.546f –50 dB
S
Delaytime 20/f s
S
De-emphasiserror – 0.1 dB
POWERSUPPLYREQUIREMENTS
V 1
CC
V 2 4.25 5 5.5
CC
V 3 Voltagerange VDC
CC
V 3 3.3 3.6
DD
f =48kHz 39 50
S
mA
I (9) f =96kHz 41
CC S
Fullpowerdown (10) 300 m A
Supplycurrent
f =48kHz 10 15
S
mA
I f =96kHz 19
DD S
Fullpowerdown(10) 90 m A
Operation,f =48kHz 228 300
S
Operation,f =96kHz 268
S
ADCoperationatf =48
S 180
Powerdissipation kHz/DACpowerdown mW
ADCpowerdown/DACoperation
63
atf =48kHz
S
Fullpowerdown(10) 1.8
(8) f =1kHz,usingSystemTwoaudiomeasurementsystembyAudioPrecisionintheRMSmodewith20-kHzLPFand400-HzHPF.
OUT
(9) I =I 1+I 2+I 3
CC CC CC CC
(10) HaltSCKI,BCK,LRCK.
5
PCM3052A
www.ti.com
SLES160–NOVEMBER2005
ELECTRICAL CHARACTERISTICS (continued)
AllspecificationsatT =25(cid:176) C,V 1=V 2=V 3=5V,V =3.3V,f =48kHz,SCKI=256f ,24-bitdata,unless
A CC CC CC DD S S
otherwisenoted
PARAMETER TESTCONDITIONS MIN TYP MAX UNIT
TEMPERATURERANGE
Operationtemperature –40 85 (cid:176) C
q Thermalresistance 100 (cid:176) C/W
JA
DEVICE INFORMATION
BLOCKDIAGRAM
VINL Single-Ended Delta-Sigma
MUX and
Modulator
PGA
BCLK
LRCK
VREF1 Decimation Audio
Reference
VREF2 and Buffer Filter Data DOUT
REFO with HPF Interface
DOUTS
DIN
VINR Single-Ended Delta-Sigma
MUX and
Modulator
PGA
PDWN
L/M
ATEST Clock and
Timing Generator, SCKI
MBIAS Power Control
Mic Bias
MINM
Mic Amp
MINP
Analog LPF Multilevel
VOUTL and Delta-Sigma
Buffer Amp Modulator
I2CEN
× 8
Mode
Oversampling ADR
VCOM Interpolation Control
Interface SCL
Filter
Analog LPF Multilevel SDA
VOUTR and Delta-Sigma
Buffer Amp Modulator
Power Supply
AGND3 VCC3 AGND2 VCC2 AGND1 VCC1 DGND VDD
B0085-01
6
PCM3052A
www.ti.com
SLES160–NOVEMBER2005
DEVICE INFORMATION (continued)
PIN ASSIGNMENTS
RTF PACKAGE
(TOP VIEW)
2
L R D N
OUT OUT 2CC GN CE DR CL DA CKI
V V V A 2 A S S S
I
5 4 3 2 1 0 9 8 7
2 2 2 2 2 2 1 1 1
VCOM 26 16 VDD
MBIAS 27 15 DGND
MINM 28 14 DOUTS
MINP 29 13 DOUT
AGND3 30 12 DIN
VCC3 31 11 BCK
REFO 32 10 LRCK
1 2 3 4 5 6 7 8 9
T L M 1 2 R 1 1 N
ATES VIN L/ VREF VREF VIN VCC AGND PDW
P0036-01
TERMINALFUNCTIONS
TERMINAL
I/O DESCRIPTION
NAME NO.
ADR 20 I Modecontroladdressselectinput (1)
AGND1 8 ADCanalogground
AGND2 22 DACanalogground
AGND3 30 Microphoneamplifierandbiasanalogground
ATEST 1 O Analogtest,mustbeopen
DGND 15 Digitalground
BCK 11 I Audiodatabitclockinput (2)
DIN 12 I Audiodatadigitalinput (3)
DOUT 13 O Audiodatadigitaloutput
DOUTS 14 O S/PDIFdatadigitaloutput
I2CEN 21 I Modecontrolenable/disableinput,activeHIGH (3)
L/M 3 O ADCline/microphoneselectindicator
LRCK 10 I Audiodatalatchenableinput (2)
MBIAS 27 O Microphonebiasoutput/decoupling,0.75V 1
CC
MINM 28 I MicrophoneamplifierinputtoADC,inverting
MINP 29 I MicrophoneamplifierinputtoADC,non-inverting
PDWN 9 I ADCandDACpowerdowncontrolinput,activeLOW(1)
REFO 32 O Referenceoutput/decoupling,0.5V 1
CC
(1) Schimtt-triggerinputwith50-kW typicalinternalpulldownresistor,5-Vtolerant
(2) Schimtt-triggerinputwith50-kW typicalinternalpulldownresistor
(3) Schimtt-triggerinput,5-Vtolerant
7
PCM3052A
www.ti.com
SLES160–NOVEMBER2005
DEVICE INFORMATION (continued)
TERMINALFUNCTIONS(continued)
TERMINAL
I/O DESCRIPTION
NAME NO.
SCKI 17 I Systemclockinput,256f (3)
S
SCL 19 I Modecontrolclockinput (3)
SDA 18 I/O Modecontroldatainput/output (4)
V 1 7 ADCanalogpowersupply,5V
CC
V 2 23 DACanalogpowersupply,5V
CC
V 3 31 Microphoneamplifierandbiasanalogpowersupply,5V
CC
V 26 DACcommonvoltagedecoupling,0.5V 2
COM CC
V 16 Digitalpowersupply,3.3V
DD
V L 2 I LineinputtoADC,L-channel
IN
V R 6 I LineinputtoADC,R-channel
IN
V L 25 O AnalogoutputfromDAC,L-channel
OUT
V R 24 O AnalogoutputfromDAC,R-channel
OUT
V 1 4 ADCreference1voltageoutput,0.5V 1
REF CC
V 2 5 ADCreference2voltagedecoupling,V 1
REF CC
(4) Schimtt-triggerinput/open-drainLOWoutput,5-Vtolerant
TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (ADC SECTION)
AllspecificationsatT =25(cid:176) C,V 1=V 2=V 3=5V,V =3.3V,f =48kHz,SCKI=256f ,24-bitdata,unless
A CC CC CC DD S S
otherwisenoted.
DIGITAL FILTER
OVERALLCHARACTERISTICS STOP-BANDATTENUATIONCHARACTERISTICS
0 0
−20
−50
B B
d d −40
− −
e e
d −100 d
u u
mplit mplit −60
A A
−150
−80
−200 −100
0 8 16 24 32 0.0 0.2 0.4 0.6 0.8 1.0
Normalized Frequency [×fS] Normalized Frequency [×fS]
G001 G002
Figure1. Figure2.
8
PCM3052A
www.ti.com
SLES160–NOVEMBER2005
TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (ADC SECTION) (continued)
AllspecificationsatT =25(cid:176) C,V 1=V 2=V 3=5V,V =3.3V,f =48kHz,SCKI=256f ,24-bitdata,unless
A CC CC CC DD S S
otherwisenoted.
PASS-BANDRIPPLECHARACTERISTICS TRANSITIONBANDCHARACTERISTICS
0.2 0
−1
0.0
−2
−3
−0.2
B B
d d −4
e − e − −4.13 dB at 0.5 fS
d −0.4 d −5
u u
mplit mplit −6
A A
−0.6
−7
−8
−0.8
−9
−1.0 −10
0.0 0.1 0.2 0.3 0.4 0.5 0.45 0.47 0.49 0.51 0.53 0.55
Normalized Frequency [×fS] Normalized Frequency [×fS]
G003 G004
Figure3. Figure4.
HIGH-PASSFILTERSTOP-BANDCHARACTERISTICS HIGH-PASSFILTERPASS-BANDCHARACTERISTICS
0 0.2
−10
0.0
−20
−30
−0.2
mplitude − dB −−−654000 mplitude − dB −0.4
A A −0.6
−70
−80
−0.8
−90
−100 −1.0
0.0 0.1 0.2 0.3 0.4 0.5 0 1 2 3 4
Normalized Frequency [×fS/1000] Normalized Frequency [×fS/1000]
G005 G006
Figure5. Figure6.
9
PCM3052A
www.ti.com
SLES160–NOVEMBER2005
TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (ADC SECTION) (continued)
AllspecificationsatT =25(cid:176) C,V 1=V 2=V 3=5V,V =3.3V,f =48kHz,SCKI=256f ,24-bitdata,unless
A CC CC CC DD S S
otherwisenoted.
ANALOG FILTER (Line Input, PGA Gain = 0 dB)
ANTIALIASINGFILTERSTOP-BANDCHARACTERISTICS ANTIALIASINGFILTERPASS-BANDCHARACTERISTICS
0 0.0
−10 −0.2
f−3dB = 300 kHz
B B
d −20 d −0.4
− −
e e
d d
u u
mplit −30 mplit −0.6
A A
−40 −0.8
−50 −1.0
1 10 100 1k 10k 0.1 1 10 100 1k
f − Frequency − kHz f − Frequency − kHz
G007 G008
Figure7. Figure8.
10