Using Selectable I/O Standards in APEX 20KE,

32 Pages·1999·1.12 MB·English

by  Altera Corporation

Using Selectable I/O
Standards in APEX 20KE,
®
APEX 20KC & MAX 7000B Devices
December 2001, ver. 2.2 Application Note 117
Introduction High-performance, low-voltage I/O standards have been introduced to
keep pace with increasing clock speeds, higher data rates, and new
low-voltage devices. These I/O standards are used to interface with
memory, microprocessors, backplanes, and peripheral devices. Designers
who want to use these new standards with programmable logic need
flexible, high-performance, multi-standard I/O buffers.
Altera’s revolutionary APEXTM 20KE and APEX 20KC devices offer the
highest density, highest performance programmable logic solution with
the necessary I/O standards for the communication and computer
industries. Altera® MAX®7000B devices are the product-term leader in
I/O standard support: MAX 7000B devices are the only macrocell-based
devices to support GTL+, 2.5-V SSTL-2, and 3.3-V SSTL-3.
With the new programmable I/O standards supported by APEX 20KE
and MAX 7000B devices, a single device can simultaneously support
multiple I/O standards, as well as interface with high-speed, low-voltage
memory buses and backplanes. These I/O standards include LVDS,
which supports data rates up to 840 megabits per second (Mbps).
Embedding I/O standard support in programmable logic devices (PLDs)
simplifies board design. Dedicated circuitry like LVDS transceivers is
integrated into PLDs, saving board space, reducing pin usage, and
improving performance.
This application note provides guidelines for designing with selectable
I/O standards in Altera devices and covers the following topics:
■ Overview of I/O standards and applications
■ APEX 20KE, APEX 20KC and MAX 7000B I/O standard support
■ Operating conditions
■ Board termination schemes
■ APEX 20K family I/O standard software support
Overview of I/O The ability for PLDs to support industry I/O standards gives customers a
quick time-to-market design solution. This section provides an overview
Standards &
of typical applications for the selectable I/O standards supported by
Applications Altera devices. The specifications for each I/O standard are listed in this
section.
Altera Corporation 1
A-AN-117-2.2
AN 117: Using Selectable I/O Standards In APEX 20KE, APEX 20KC & MAX 7000B Devices
LVTTL
The LVTTL standard is a single-ended, general-purpose standard for
3.3-V applications. The LVTTL interface is defined by JEDEC Standard
JESD 8-A, Interface Standard for Nominal 3.0V/3.3 V Supply Digital
Integrated Circuits. The LVTTL output buffer is a push-pull driver. This
standard requires the output buffer to drive to 2.4V (minimum V =
OH
2.4V). It does not require the use of input reference voltages or
termination. APEX 20K, APEX20KE, and MAX 7000B devices are
compliant with this standard. The maximum recommended input voltage
for APEX and MAX 7000B devices is 4.1 V, which exceeds the 3.9-V
requirement of this specification.
LVCMOS
The LVCMOS standard is defined in JEDEC Standard JESD 8-A, Interface
Standard for Nominal 3.0V/3.3 V Supply Digital Integrated Circuits.
LVCMOS is a single-ended general-purpose standard also used for 3.3-V
applications. The input buffer requirements are the same as the LVTTL
requirements, and the output buffer is required to drive to the rail
(minimum V = V – 0.2 V). This standard requires a 3.3-V I/O
OH CCIO
supply voltage (V ), but not the use of input reference voltages or
CCIO
termination. APEX 20K, APEX 20KE, APEX 20KC and MAX 7000B devices
are compliant with the LVCMOS standard.
2.5 V
The 2.5-V I/O standard is documented by JEDEC Standard JESD 8-5,
2.5V± 0.2 V (Normal Range) and 1.7 V to 2.7 V (Wide Range) Power Supply
Voltage and Interface Standard for Nonterminated Digital Integrated Circuit.
This standard is similar to LVCMOS but is used for 2.5-V power supply
levels. APEX 20K, APEX 20KE, APEX 20KC and MAX7000B devices are
compliant with this standard, which requires a 2.5-V V , but not the
CCIO
use of input reference voltages or termination.
1.8 V
The 1.8-V I/O standard is documented by JEDEC Standard JESD 8-7,
1.8V± 0.15 V (Normal Range) and 1.2 V to 1.95 V (Wide Range) Power Supply
Voltage and Interface Standard for Nonterminated Digital Integrated Circuit.
This standard is similar to LVCMOS but is used for 1.8-V power supply
levels and reduced input and output thresholds. APEX 20K, APEX 20KE,
APEX 20KC and MAX 7000B devices are compliant with this standard,
which requires a 1.8-V V , but not the use of input reference voltages
CCIO
or termination.
2 Altera Corporation
AN 117: Using Selectable I/O Standards In APEX 20KE, APEX 20KC & MAX 7000B Devices
3.3-V PCI
APEX 20K, APEX 20KE and APEX 20KC devices are compliant with PCI
Local Bus Specification, Revision2.2 for 3.3-V operation. At 3.3 V, the PCI
standard supports up to 64-bit bus width operation at 33or 66 MHz. This
standard uses LVTTL-type input and output buffers and requires a 3.3-V
V , but not the use of input reference voltages or termination.
CCIO
MAX7000B devices are compliant with all aspects of this standard except
that they do not offer clamps to V .
CCIO
PCI-X
The PCI-X standard is an enhanced version of the PCI standard that can
support higher average bandwidth and has more stringent requirements.
The APEX 20KE and APEX 20KC I/O drivers meet the requirements for
PCI-X. In the Quartus IITM software, set the buffer setting to PCI to support
PCI-X requirements, including the overshoot clamp. A future version of
the Quartus II software will include the ability to choose PCI-X as an I/O
standard.
LVDS
The LVDS I/O standard is used for very high-performance,
low-power-consumption data transfer. Two key industry standards
define LVDS: IEEE 1596.3 SCI-LVDS and ANSI/TIA/EIA-644. Both
standards have similar key features, but the IEEE standard supports a
maximum data transfer of 250 Mbps. APEX20KE devices are designed to
meet the ANSI/TIA/EIA-644 requirements at up to 840 Mbps. The LVDS
standard requires a 3.3-V V and a 100-Ω termination resistor between
CCIO
the two traces at the input buffer. No input reference voltage is required.
f
For more information on LVDS, see the Altera web site at
http://www.altera.com.
LVPECL
The LVPECL standard is a differential I/O standard that is similar to
LVDS. APEX20KE devices can support LVPECL I/O standard by using
the I/O pins in LVDS mode with an external resistor network.
Altera Corporation 3
AN 117: Using Selectable I/O Standards In APEX 20KE, APEX 20KC & MAX 7000B Devices
GTL+
The GTL+ standard is a high-speed bus standard first used by Intel
Corporation for interfacing with the Pentium Pro processor and is often
used for processor interfacing or communication across a backplane.
GTL+ is a voltage-referenced standard requiring a 1.0-V input reference
voltage (V ) and board termination voltage (V ) of 1.5 V. The GTL+
REF TT
standard is an open-drain standard that requires a minimum V
CCIO
supply voltage of 3.0 V. APEX20KE and MAX 7000B devices are
compliant with this standard.
SSTL-2 Class I & II
The SSTL-2 standard, specified by JEDEC Standard JESD 8-9, Stub-Series
Terminated Logic for 2.5 Volts (SSTL-2), is a voltage-referenced standard
requiring a 1.25-V V , a 2.5-V V , and a 1.25-V V . SSTL-2 is used
REF CCIO TT
for high-speed SDRAM interfaces. APEX 20KE, APEX 20KC and
MAX7000B devices are compliant with this standard.
SSTL-3 Class I & II
The SSTL-3 standard, specified by JEDEC Standard JESD 8-8, Stub-Series
Terminated Logic for 3.3 Volts (SSTL-3), is a voltage-referenced standard
requiring a 1.5-V V , a 3.3-V V , and a 1.5-V V . SSTL-3 is used for
REF CCIO TT
high-speed SDRAM interfaces. APEX20KE, APEX 20KC and MAX 7000B
devices are compliant with this standard.
HSTL Class I
The HSTL standard, specified by JEDEC Standard JESD 8-6, High-Speed
Transceiver Logic (HSTL), is a 1.5 V output buffer supply voltage based
interface standard for digital integrated circuits. HSTL is a
voltage-referenced standard requiring a 0.75-V V , a 1.5-V V , and a
REF CCIO
0.75-V V . APEX 20KE and APEX 20KC devices support HSTL Class I
TT
operation with a V voltage of 1.8 V. APEX 20KE and APEX 20KC
CCIO
devices drive compliant V and V levels with V at 1.8 V.
OH OL CCIO
AGP
The AGP standard is specified by the Advanced Graphics Port Interface
Specification Revision 2.0 introduced by Intel Corporation for graphics
applications. AGP is a voltage-referenced standard requiring a 1.32-V
V and a 3.3-V V . AGP does not require termination. APEX20KE
REF CCIO
and APEX 20KC devices support the AGP interface.
4 Altera Corporation
AN 117: Using Selectable I/O Standards In APEX 20KE, APEX 20KC & MAX 7000B Devices
CTT
The CTT standard is specified by JEDEC Standard JESD 8-4,
Center-Tap-Terminated (CTT) Low-Level, High-Speed Interface Standard for
Digital Integrated Circuits. CTT is a voltage-referenced standard requiring
a 1.5-V V , a 3.3-V V , and a 1.5-V V . The CTT standard is a
REF CCIO TT
superset of LVTTL and LVCMOS. CTT receivers are compatible with
LVCMOS and LVTTL standards. CTT drivers, when unterminated, are
compatible with the AC and DC specifications for LVCMOS and LVTTL.
APEX 20KE & The APEX 20KE I/O blocks support 16 I/O standards and are the only
PLDs in the industry with LVDS. MAX 7000B devices provide support for
MAX 7000B
GTL+, SSTL-2, and SSTL-3, a unique feature among product-term-based
I/O Standards PLDs.
Support
The programmable input/output element (IOE) blocks in both
APEX20KE and MAX 7000B devices have individual power supplies with
separate I/O supply voltage (VCCIO) pins for each I/O block. The V
CCIO
supply supports 3.3-V, 2.5-V, and 1.8-V levels.
APEX 20KE & MAX 7000B I/O Standards
The APEX 20KE and MAX 7000B I/O buffers meet the voltage, drive
strength, and AC characteristics necessary to comply with the I/O
standards listed in Table1.
Altera Corporation 5
AN 117: Using Selectable I/O Standards In APEX 20KE, APEX 20KC & MAX 7000B Devices

Table 1.APEX 20KE & MAX 7000B Supported I/O Standards
I/O Standard Device Type Input Output Supply Board
Reference Voltage Termination
APEX 20KE MAX 7000B
Voltage (V ) (V) (1) Voltage
CCIO
(V ) (V) (1) (V ) (V) (1)
REF TT
LVTTL v v Single-ended N/A 3.3 N/A
LVCMOS v v Single-ended N/A 3.3 N/A
2.5 V v v Single-ended N/A 2.5 N/A
1.8 V v v Single-ended N/A 1.8 N/A
PCI v v(2) Single-ended N/A 3.3 N/A
PCI-X v Single-ended N/A 3.3 N/A
LVDS v Differential N/A N/A N/A
LVPECL v Differential N/A 3.3 N/A
GTL+ v v Voltage-referenced 1.0 N/A 1.5
SSTL-2 v v Voltage-referenced 1.25 2.5 1.25
Class I and II
SSTL-3 v v Voltage-referenced 1.5 3.3 1.5
Class I and II
HSTL Class I v Voltage-referenced 0.75 1.8 (3) 0.75
AGP v Voltage-referenced 1.32 3.3 N/A
CTT v Voltage-referenced 1.5 3.3 1.5
Notes:
(1) The values shown for VREF, VCCIO, and VTT are typical values.
(2) MAX 7000B devices do not have the PCI diode clamp to VCCIO. These devices comply with all other 64-bit/66-MHz
3.3-V PCI specifications.
(3) APEX 20KE devices drive HSTL-compliant signal levels with VCCIO corrected to a 1.8-V supply.
f
Each I/O standard has different V , V , and V requirements. For
REF TT CCIO
more information, refer to “Board Termination Schemes” on page 14.
APEX 20KE I/O Standards
The I/O banks in the APEX 20KE devices support 16 I/O standards and
are the first programmable logic devices (PLDs) in the industry with
dedicated LVDS circuitry. APEX 20KE devices in BGA and FineLine
BGATM packages have eight programmable I/O banks and two LVDS I/O
blocks (one transmitter block and one receiver block) within two of the
I/O banks. The programmable input/output element (IOE) banks in
APEX20KE devices have individual power planes with separate I/O
supply voltage (VCCIO) pins for each I/O bank. The V supply
CCIO
supports 3.3-V, 2.5-V, and 1.8-V levels.
6 Altera Corporation
AN 117: Using Selectable I/O Standards In APEX 20KE, APEX 20KC & MAX 7000B Devices
APEX 20KE devices in FineLine BGA packages have eight programmable
I/O blocks and two LVDS I/O blocks. Figure1 shows the representation
of the I/O blocks. For APEX 20KE designs that do not use LVDS, the
LVDS I/O blocks can be used for any other standard.
Figure 1. APEX 20KE I/O Blocks
I/O Bank 1 I/O Bank 2
Regular I/O Banks Support I/O Bank 3
■ LVTTL
I/O Bank 8 ■ LVCMOS (1)
■ 2.5 V
■ 1.8 V
■ 3.3 V PCI LVDS Input
■ PCI-X Block (2)
■ GTL+
■ SSTL-2 Class I and II
LVDS Output ■ SSTL-3 Class I and II
Block (2) ■ CTT
■ AGP
(1) ■ HSTL I/O Bank 4
Individual
I/O Bank 7 Power Bus
I/O Bank 6 I/O Bank 5
Note:
(1) For more information on placing I/O pins in LVDS blocks, refer to the “Guidelines
for Using LVDS Blocks” section in Application Note 120 (Using LVDS in APEX20KE
Devices).
(2) If the LVDS input and output blocks are not used for LVDS, they can support all of
the I/O standards and can be used as input, output, or bidirectional pins with
VCCIO set to 3.3 V, 2.5 V, or 1.8 V.
MAX 7000B I/O Standards
Each MAX 7000B device has two programmable I/O blocks. Each I/O
block can be configured independently to utilize any of the I/O standards
supported by MAX 7000B devices. Additionally, you can use I/O
standards with common V voltages simultaneously within a single
CCIO
block. Each programmable I/O block has its own power supply with
separate VCCIO pins and support for 3.3-V, 2.5-V, and 1.8-V voltage levels.
Figure2 shows a representation of the MAX 7000B programmable I/O
blocks.
Altera Corporation 7
AN 117: Using Selectable I/O Standards In APEX 20KE, APEX 20KC & MAX 7000B Devices
Figure 2. MAX 7000B I/O Banks Notes (1), (2), (3)
Programmable I/O Banks
■ LVTTL
■ LVCMOS
■ 2.5 V
■ 1.8 V
■ 3.3-V PCI
■ GTL+
■ SSTL-2 Class I and II
■ SSTL-3 Class I and II
Individual
Power Bus
Notes:
(1) Any input pin can be referenced to one of the two available VREF levels.
(2) MAX 7000B devices have two VREF pins that can be referenced by any I/O pin in
both I/O blocks.
(3) The output drivers are dependent on VCCIO. The VCCIO pins for each I/O block can
be powered to a different voltage.
Operating Tables2 through 17 list the DC operating specifications for the supported
I/O standards. These tables list minimal specifications only. APEX 20KE
Conditions
and MAX 7000B devices may exceed these specifications. Consult
individual device data sheets for details.
Table 2.LVTTL I/O Specifications
Symbol Parameter Conditions Minimum Maximum Units
V Output supply voltage 3.0 3.6 V
CCIO
V High-level input voltage 2.0 V + 0.3 V
IH CCIO
V Low-level input voltage –0.3 0.8 V
IL
I Input pin leakage current V = 0 V or 3.3 V –5 10 µA
I IN
V High-level output voltage I = –4 mA 2.4 V
OH OH
V Low-level output voltage I = 4 mA 0.4 V
OL OL
8 Altera Corporation
AN 117: Using Selectable I/O Standards In APEX 20KE, APEX 20KC & MAX 7000B Devices
Table 3.LVCMOS I/O Specifications
Symbol Parameter Conditions Minimum Maximum Units
V Power supply voltage range 3.0 3.6 V
CCIO
V High-level input voltage 2.0 V + 0.3 V
IH CCIO
V Low-level input voltage –0.3 0.8 V
IL
I Input pin leakage current V = 0 V or 3.3 V –10 10 µA
I IN
V High-level output voltage V = 3.0 V V – 0.2 V
OH CCIO CCIO
I = –0.1 mA
OH
V Low-level output voltage V = 3.0 V 0.2 V
OL CCIO
I = 0.1 mA
OL
Table 4.2.5-V I/O Specifications
Symbol Parameter Conditions Minimum Maximum Units
V Output supply voltage 2.375 2.625 V
CCIO
V High-level input voltage 1.7 V + 0.3 V
IH CCIO
V Low-level input voltage –0.3 0.7 V
IL
I Input pin leakage current V = 0 V or 3.3 V –10 10 µA
I IN
V High-level output voltage I = –0.1 mA 2.1 V
OH OH
I = –1 mA 2.0 V
OH
I = –2 mA 1.7 V
OH
V Low-level output voltage I = 0.1 mA 0.2 V
OL OL
I = 1 mA 0.4 V
OH
I = 2 mA 0.7 V
OH
Table 5.1.8-V I/O Specifications
Symbol Parameter Conditions Minimum Maximum Units
V Output supply voltage 1.7 1.9 V
CCIO
V High-level input voltage 0.65 × V V + 0.3 V
IH CCIO CCIO
V Low-level input voltage 0.35 × V V
IL CCIO
I Input pin leakage current V = 0 V or 3.3 V –10 10 µA
I IN
V High-level output voltage I = –2 mA V – 0.45 V
OH OH CCIO
V Low-level output voltage I = 2 mA 0.45 V
OL OL
Altera Corporation 9
AN 117: Using Selectable I/O Standards In APEX 20KE, APEX 20KC & MAX 7000B Devices
Table 6.3.3-V PCI Specifications
Symbol Parameter Conditions Minimum Typical Maximum Units
V I/O supply voltage 3.0 3.3 3.6 V
CCIO
V High-level input voltage 0.5 × V V + 0.5 V
IH CCIO CCIO
V Low-level input voltage –0.5 0.3 × V V
IL CCIO
I Input pin leakage current 0 < V < V –10 10 µA
I IN CCIO
V High-level output voltage I = –500 µA 0.9 × V V
OH OUT CCIO
V Low-level output voltage I = 1,500 µA 0.1 × V V
OL OUT CCIO
Table 7.3.3-V PCI-X Specifications
Symbol Parameter Conditions Minimum Typical Maximum Units
V Output supply voltage 3.0 3.3 3.6 V
CCIO
V High-level input voltage 0.5 × V V + 0.5 V
IH CCIO CCIO
V Low-level input voltage –0.5 0.35 × V
IL
V
CCIO
V Input pull-up voltage 0.7 × V V
IPU CCIO
I Input pin leakage current 0 < V < V –10.0 10.0 µA
IL IN CCIO
V High-level output voltage I = –500 µA 0.9 × V V
OH out CCIO
V Low-level output voltage I = 1500 µA 0.1 × V V
OL out CCIO
L Pin Inductance 15.0 nH
pin
Table 8.3.3-V LVDS I/O Specifications
Symbol Parameter Conditions Minimum Typical Maximum Units
V I/O supply voltage 3.135 3.3 3.465 V
CCIO
V Differential output voltage R = 100 Ω 250 450 mV
OD L
ý V Change in V between R = 100 Ω 50 mV
OD OD L
high and low
V Output offset voltage R = 100 Ω 1.125 1.25 1.375 V
OS L
ý V Change in V between R = 100 Ω 50 mV
OS OS L
high and low
V Differential input threshold V = 1.2 V –100 100 mV
TH CM
V Receiver input voltage 0.0 2.4 V
IN
range
R Receiver differential input 90 100 110 Ω
L
resistor (external to APEX
devices)
10 Altera Corporation