Description:Assessment runs from realizations of the extended linearization model to optimization for piecewise regular processor arrays. Emphasizes efficiency in discussions of scalable parallel-pipelined and compiled regular architectures. Also covers single chip multiprocessing for consumer electronics.