Clearing guest frames absent paging-in to host main storage

37 Pages·2013·2.48 MB·English

US008239649B2
(12) Ulllted States Patent (10) Patent N0.: US 8,239,649 B2
Gainey, Jr. et a]. (45) Date of Patent: Aug. 7, 2012
(54) CLEARING GUEST FRAMES ABSENT 5,058,003 A 10/1991 White
PAGINGJN TO HOST MAIN STORAGE 5,551,013 A 8/1996 Beausoleil et a1.
5,574,873 A 11/1996 Davidian
(75) Inventors: Charles W. Gal.n ey, J.r., Poughkeepsie. , 55,,769107,,852554 AA 48//11999978 TAlI E;I t e tal.
NY (Us); Dan F- Grelller, San Jose, CA 5,845,331 A 12/1998 Carter et al.
(US); Lisa Cranton Heller, Rhinebeck, 6,009,261 A 12/1999 ScalZi et a1.
NY Damian L_ ()sisek Vestal NY 6,308,255 B1 10/2001 Gorishek, IV et a1.
. ’ - ’ ’ 6,418,522 B1 7/2002 Gaertner et a1.
ms)’ Gustav E‘ slttmanf" 11,1’ Webster 6,463,582 B1 10/2002 Lethin et a1.
Groves’ MO (Us), cynthla slttmanns 6,574,706 B2 6/2003 Sutherland et 31.
legal representative, Webster Groves, 7,120,746 B2 10/2006 Campbell et a1,
MO (US) 7,197,601 B2 3/2007 Slegel et a1.
7,234,037 B2 6/2007 Errikson et a1.
(73) Assignee: International Business Machines (Continued)
Corporation, Armonk, NY (US)
FOREIGN PATENT DOCUMENTS
( * ) Notice: Subject‘ to any disclaimer, the term of this GB 2414842 A 700%
patent is extended or adjusted under 35
USC' 154(b) by 0 days' OTHER PUBLICATIONS
(21) App1.No.: 13/292,160 Of?ce Action for U.S.App1. N0. 11/972,713 dated Oct. 28, 2010, pp.
l-20.
(22) Filed: Nov. 9, 2011
(Continued)
(65) Prior Publication Data
Us 2012/0054412 A1 Mar‘ 1’ 2012 Primary Examiner * EdWard Dudek, Jr.
Related US Application Data Assistant Examiner * Sean D Rossiter
_ _ _ _ (74) Attorney, Agent, orFirm * John E. Campbell; Blanche
(63) Commuanon of apphcanon NO‘ 12/036’725’ ?led on E. Schiller, Esq.; Heslin Rothenberg Farley & Mesiti P.C.
Feb. 25, 2008, noW Pat. No. 8,086,811.
(51) Int- Cl- (57) ABSTRACT
G06F 13/00 (2006.01)
(52) US. Cl. .............................. .. 711/166; 711/E12.016 Optimizations are provided for frame management opera
(58) Field of Classi?cation Search ...................... .. None tions, including a clear operation and/or a set storage key
See application ?le for complete search history. operation, requested by pageable guests. The operations are
performed, ab sent ho st intervention, on frames not resident in
(56) References Cited host memory. The operations may be speci?ed in an instruc
tion issued by the pageable guests.
US. PATENT DOCUMENTS
4,972,338 A ll/l990 Crawford et a1.
4,992,936 A 2/ 1991 Katada et a1. 18 Claims, 19 Drawing Sheets
CLEAR FUNCTION
1000 F1002
RESPIADGEEN T 7 YE INCISFLT NERAAUTRCI TAVIESO N -@
PULL FRAME "1 D12
OFF CLEARED
AVAILABLE LIST
LEAVE PAGE 100B
NON-RESIDENT
ATTACH FRAME 1°14
TO HOST PAGE
PUT GUEST ABSOLUTE A1010
ADDRESS OF PAGE
ONTO BACKING
RECLAIM LOG
US 8,239,649 B2
Page 2
US. PATENT DOCUMENTS “Z/VMiGeneral Information,” International Business Machines
Corporation, GC24-5991-04, Fifth Edition, Apr. 2002, pp. 1-119.
2002/0129085 A1 9/2002 Kubala et al.
2003/0056082 A1 3/2003 Max?eld “System/370 Extended Architecture/Interpretive Execution,” Inter
2004/0024953 A1 2/2004 Babaian et al. national Business Machines Corporation, SA22-7095-01, Sep. 1985,
2004/0098719 A1 5/2004 Smith et al. pp. 1-32.
2004/0230758 A1 11/2004 Slegelet al. “IBM System /370 Extended Architecture, Principles of Operation,”
2004/0230768 A1 11/2004 Slegelet al.
Publication No. SA22-7085-1, second Edition, Jan. 1987, 584 pages.
2004/0230976 A1 11/2004 Slegelet al.
“IBM Power ISA, Version 2.03,” Sep. 2006, 850 pages.
2005/0268071 A1 12/2005 Blandyet al.
The SPARC Architecture Manual, Version 9, 1994 SPARC Interna
2005/0289246 A1 12/2005 Easton et al.
2006/0036824 A1 2/2006 Greiner et al. tional Inc., San Jose, CA, SAV09R1459912, ISBN: 0-13-825001-4,
2007/0016904 A1 1/2007 Adlung et al. 399 pages.
2007/0028072 A1 2/2007 Hennessy et al. Intel 64 and IA-32 Architectures Software Developer’ s Manual, vol.
2007/0124557 A1 5/2007 Kanai 3A: System Programming Guide, Part 1, 253668-036US, Sep. 2010,
2009/0182964 A1 7/2009 Greiner et al.
850 pages.
2009/0182971 A1 7/2009 Greiner et al. Marc et al., “Programmed Storage Utilization Measurement Tech
2009/0182972 A1 7/2009 Greiner et al.
nique,” Technical Disclosure Bulletin, Jun. 1973, pp. 65-66.
2009/0182973 A1 7/2009 Greiner et al.
Breslau, et al., “Storage Key Protection at Object Level,” IBM Tech
2009/0182974 A1 7/2009 Greiner et al.
2009/0182975 A1 7/2009 Greiner et al. nical Disclosure Bulletin, vol. 38, No. 12, Dec. 1995, p. 339.
2009/0187724 A1 7/2009 Greiner et al. Larner, et al., “Channel DAT and Page Pinning for Block Unit Trans
2009/0187728 A1 7/2009 Greiner et al. fers,” IBM Technical Disclosure Bulletin, vol. 23, No. 2, Jul. 1980,
2009/0187732 A1 7/2009 Greiner et al. pp. 704-705.
2009/0216984 A1 8/2009 Gainey et al. International Search Report and Written Opinion for PCT/EP2009/
2009/0216992 A1 8/2009 Greiner et al. 050048 dated Jul. 5, 2009, pp. 1-10.
International Search Report and Written Opinion for PCT/EP2009/
OTHER PUBLICATIONS
050049 dated Jul. 5, 2009, pp. 1-10.
Of?ce Action for US. Appl. No. 11/972,718 dated Dec. 27, 2010, pp. International Search Report and Written Opinion for PCT/EP2009/
1 -18. 050050 dated Jul. 5, 2009, pp. 1-10.
Of?ce Action for US. Appl. No. 11/972,725 dated Jan. 5, 2011, pp. International Search Report and Written Opinion for PCT/EP2009/
1 -18. 050051 dated Apr. 22, 2009, pp. 1-12.
"Z/ArchitectureiPrinciples of Operation,” International Business International Search Report and Written Opinion for PCT/EP2009/
Machines Corporation, SA22-7832-05, 6th Edition, Apr. 2007, pp. 050052 dated Aug. 5, 2009, pp. 1-11.
1-1218. International Search Report and Written Opinion for PCT/EP2009/
“Z/VMiRunning Guest Operating Systems,” International Business 050227 dated Jul. 5, 2009, pp. 1-11.
Machines Corporation, SC24-5997 -02, Third Edition, May 2002, pp. International Search Report and Written Opinion for PCT/EP2009/
1-172. 051864 dated Aug. 6, 2009, pp. 1-9.
US. Patent Aug. 7, 2012 Sheet 1 0f 19 US 8,239,649 B2
I02 1%
CR0
vIRTuAL VIRTUAL VIRTUAL VIRTUAL
MACHINE MACHINE MACHINE MACHINE
104 A
I 2 3 N
112 "\ OS(GUEST) OS(GUEST) OS(GUEST) OS'(GUEST}
HOST (HYPERVISOR) “108
CENTRAL
PROCESSOR(S) A106
INPUT/ OUPUT ,\1 1O
SUBSYSTEM
FIG. 1
US. Patent Aug. 7, 2012 Sheet 2 0f 19 US 8,239,649 B2
ZQQ
EMULATED (VIRTUAL) 202
HOST COMPUTER —
MEMORY 39S
F210
COMPUTER
MEMORY
(HOST)
(‘216
\(M VM \/M \/M
OS OS OS 08 '“218
HOST ,
204 j‘ L._-- 214
F" ___________________________ T T _|
: EMULATED (VIRTUAL) :
I PROCESSOR (CPU) 22 i
I
I I
I 206 EMULATION
: W ROUTINES :
|
: EMULATION |
I PROCESSOR H I
I I
l |
I I
I I
I I
I I
I I
L. ____________________________ _ ... ...I
/ \
FIG. 2
US. Patent Aug. 7, 2012 Sheet 3 0f 19 US 8,239,649 B2
Q99
FRAME DESCRIPTOR
NEXT FRAME DESCRIPTOR ADDRESS A302
PAGE FRAME REAL ADDRESS 0R PTE COPY A304
PAGE TABLE ENTRY ADDRESS N306
FIG. 3
40o
REGION-FIRST-TABLE ENTRY (TT=11) (‘402 —
REGION-SECOND-TABLE ORIGIN
406 408 410 412 31
R R a H‘
REGlON-SECOND~TABLE ORIGIN (CONTINUED) P TF r TT TL 4414
32 52 54 56 56 5960 62 63
FIG. 4A
59.
REGlON-SECOND-TABLE ENTRY (TT=10) ("432
REGlON-THIRD-TABLE ORIGIN
436 438 440 442 31
R R 14 R
REGION~THIRD~TABLE ORIGIN (CONTINUED) P TF | TT TL-4444
32 52 54 56, 5a 5960 62 63
FIG. 4B
460
REGION-TH IRD-TABLE ENTRY (TI‘L'O'I) [T462 *
SEGMENT-TABLE ORIGIN
R R
SEGMENT-TABLE ORIGIN (CONTINUED) P TF I TT TL/i4y4
32 54 8 5960 62 63
FIG. 4C
US. Patent Aug. 7, 2012 Sheet 4 0f 19 US 8,239,649 B2
SEGMENTJABLE ENTRY (TT=00, FC=0) QQQ
F502
PAGE-TABLE ORTGIN
O 506 508 510 512 31
‘T r’ H r’
F
PAGE-TABLE ORIGIN (CONTINUED) C P I C TT
32 555455 58 5950‘ 62 53
514
FORMAT 0 OF A SEGMENT TABLE ENTRY
FIG. 5A
SEGMENT-TABLE ENTRY (TT=00, FC=1) 5_5_0_
(“552
SEGMENT-FRAME ABSOLUTE ADDRESS
0 552 31
556 555 550 564 555 570
, 5 \5 5 H .F/ {J
SEGMENT-FRAME A F c
ABSOLUTE ADDRESS ACC F P I 0 TT
(CONTINUED) V C 0 ,5 \
32 44 47 45 52 555455 55 5a 5950 Q2 53
568 572
FORMAT 1 OF A SEGMENT TABLE ENTRY
FIG. 5B
US. Patent Aug. 7, 2012 Sheet 5 0f 19 US 8,239,649 B2
602-1 -6—O~Q
PAGE-FRAME REAL ADDRESS
0 604 506 608 31
a H r
c
PAGE-FRAME REAL ADDRESS (CONTINUED) 0 | P O
32 ' 5253545555 53
FORMAT OF A PAGE TABLE ENTRY
FIG. 6
m
704 708 712 716 724 728 732
999 $PGSTE99
ACC FF’ PCL HR HC GR GC STATUS Z PC PS0 FPL FOR US STATUS PIN COUNT
702 706 710 714 718 722 725 730
720
FIG. 7
800
‘- s04
PFMF R1,R2 E [RRE]
802/‘ OPCODE //////// R1 R2 "V806
o 16 24 2s 31
FORMAT OF PFMF INSTRUCTION
FIG. 8A

US. Patent Aug. 7, 2012 Sheet 7 0f 19 US 8,239,649 B2
OBTAINING A FRAME MANAGEMENT
“900
INSTRUCTION IDENTIFYING A FIRST
AND SECOND GENERAL REGISTER
I
OBTAINING FROM THE FIRST
GENERAL REGISTER CLEAR FRAME A902
INFORMATION COMPRISING A
FRAME SIZE FIELD
I
DETERMINE WHETHER THE FRAME SIZE IS
A 904
TO A LARGE BLOCK OF DATA IN MEMORY
OR TO A SMALL BLOCK OF DATA IN MEMORY
I
OBTAINING FROM THE SECOND GENERAL
A906
REGISTER AN OPERAND ADDRESS TO A
FIRST INITIAL BLOCK OF DATA IN MEMORY
I
RESPONSIVE TO THE INITIAL BLOCK OF DATA
A908
BEING A SMALL BLOCK OF DATA WITHIN A
LARGE BLOCK, CLEARING ALL THE BYTES OF
DATA IN THE SMALL BLOCK TO ZERO
I
RESPONSIVE TO THE INITIAL BLOCK OF DATA BEING A
LARGE BLOCK, CLEARING ALL THE SMALL BLOCKS OF
DATA BY CLEARING ALL BYTES IN THE SMALL BLOCK
TO ZERO, FOR ALL SMALL BLOCKS WITHIN THE LARGE
BLOCK STARTING WITH THE INITIAL SMALL BLOCK
FIG. 9A
US. Patent Aug. 7, 2012 Sheet 8 0f 19 US 8,239,649 B2
OBTAINING A FRAME MANAGEMENT
“950
INSTRUCTION IDENTIFYING A FIRST
AND SECOND GENERAL REGISTER
I
OBTAINING FROM THE SECOND
GENERAL REGISTER THE ADDRESS A 952
OF AN INITIAL FIRST BLOCK OF DATA
WITHIN A LARGE BLOCK OF DATA
I
OBTAINING FROM THE FIRST GENERAL
A954
REGISTER A KEY FIELD COMPRISING A
FIRST ACCESS PROTECTION BITS
I
FOR ALL THE STORAGE KEYS ASSOCIATED
WITH EACH BLOCK OF DATA WITHIN THE
LARGE BLOCK STARTING FROM THE INITIAL
FIRST BLOCK OF DATA, SETTING THE BLOCK'S
ASSOCIATED STORAGE KEY WITH THE
CONTENTS OF THE OBTAINED KEY FIELD
FIG. 9B